

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO Box 1430 Alexasdra, Virginia 22313-1450 www.nepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/718,270	11/19/2003	Shridhar Mukund	ADAPP236	9981	
25920 7590 10/28/2008 MARTINE PENILLA & GENCARELLA, LLP			EXAM	EXAMINER	
710 LAKEWAY DRIVE SUITE 200 SUNNYVALE. CA 94085			CHEA, PHILIP J		
			ART UNIT	PAPER NUMBER	
	,		2453		
			MAIL DATE	DELIVERY MODE	
			10/28/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Application No. Applicant(s) 10/718,270 MUKUND ET AL. Office Action Summary Examiner Art Unit PHILIP J. CHEA 2453 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 07 August 2008. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) _____ is/are withdrawn from consideration. 5) Claim(s) _____ is/are allowed. 6) Claim(s) 1-20 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) _____ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are; a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abevance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. Attachment(s)

1) Notice of References Cited (PTO-892)

Notice of Draftsperson's Patent Drawing Review (PTO-948)

Interview Summary (PTO-413)
 Paper No(s)/Mail Date. _____.

6) Other:

5) Notice of Informal Patent Application

Application/Control Number: 10/718,270 Art Unit: 2453

DETAILED ACTION

This Office Action is in response to an Amendment filed August 7, 2008. Claims 1-20 are currently pending. Any rejection not set forth below has been overcome by the current Amendment.

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1-2,4-5,8-11,14-16. are rejected under 35 U.S.C. 103(a) as being unpatentable over Amagai et al. (US 7,130,312), herein referred to as Amagai, and further in view of Soejima et al. (US 6,654,823), herein referred to as Soejima.

As per claim 1, Amagai discloses a method for efficiently processing layers of a data packet, as claimed, comprising:

defining a pipeline of processors in communication with a distributed network and a central processing unit (CPU) of a host system (see Fig. 7, where three processes are performed simultaneously);

receiving a data packet from the distributed network into a first stage of the pipeline of processors (see column 12, lines 21-26, where layer processing portions are considered the pipeline of processors);

transmitting the processed data packet to a second stage for processing associated with the second stage (see column 6, lines 27-37, where the stages are considered when the packet travels through different layer processing portions):

repeating the operations of processing the data packet and transmitting the processed data packet for successive stages (see Fig. 7, where X,Y,Z, are layered (stages) processing portions repeating operations for different packets): and

Art Unit: 2453

transmitting the data packet from the final stage to the CPU of the host system (see Fig. 2, where the processor (higher layer) finally receives the data).

Although the system disclosed by Amagai shows substantial features of the claimed invention (discussed above), it fails to expressly disclose that the pipeline of processors consists of multiple separate processors and processing the data packet to remove a header associated with the first stage; and repeating the operations until a header associated with a final stage has been removed from the data packet.

Nonetheless, these features are well known in the art and would have been an obvious modification of the system disclosed by Amagai, as evidenced by Soeijma.

In an analogous art, Soejima discloses a packet-data processing apparatus with four separate processing units (see Abstract). Soejima further discloses a pipeline of processors consisting of multiple separate processors (see Fig. 1, showing a pipeline of processors, i.e. [2], [6], [10], and [12], and column 4, lines 58-62, describing the pipeline data-processing mechanism) and processing the data packet to remove a header associated with the first stage and repeating operations until a header associated with a final stage has been removed from the data packet (see column 17, lines 1-10, describing the decapsulation process of the headers i.e. PPP header, UDP header, IP header, etc using the pipelined processors i.e. processing units [68#1]] where j=1 to m).

Given the teaching of Soejima, a person having ordinary skill in the art would have readily recognized the desirability and advantages of modifying Amagai by employing separate pipelined processors and removing headers from packets, such as disclosed by Soejima, in order to process packets without causing the processing speed to decrease (see Soejima column 3, lines 4-7).

As per claims 2,9, Amagai further discloses that the packet is an Ethernet packet (see Fig. 4A).

As per claim 4, Amagai further discloses that the successive stages corresponds the layers of the data packet (see Fig. 7, where X,Y,Z, are layered (stages) processing portions repeating operations for different packets).

Art Unit: 2453

As per claims 5,10,16, Amagai further discloses that the layers are selected from the group consisting of an IP layer, an IP SEC layer, a TCP layer, and an ISCSI layer (see column 12, lines 61-64).

As per claims 8,11,14, Amagai in view of Soejima disclose a central processing unit (CPU); a network interface card (NIC) configured to process data packets, the NIC including (see Amagai Fig. 1).

a plurality of distinct processors arranged in pipeline architecture (see Soejima column 4, lies 58-62), the plurality of distinct processors defining a receiving pipeline and a transmitting pipeline (see Amagai Fig. 7 and Fig. 2), each processor of the plurality of distinct processors associated with a pipeline stage, each pipeline stage configured to process a header associated with the data packets (see Amagai column 6, lines 27-37, where the stages are considered when the packet travels through different layer processing portions), wherein the receiving pipeline removes headers from the data packets and the transmitting pipeline adds headers to the data packets (see Soejima column 17, lines 1-4, removing headers, and column 14, lines 55-61, for adding headers).

As per claim 15, Amagai further discloses that the pipeline stage is associated with a layer of a header of the data packets (see column 12, lines 15-26 and lines 61-64).

 Claims 3,12,17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Amagai in view of Soejima as applied to claims 1,8,14 above, and further in view of Wong et al. (US 6,963,563), herein referred to as Wong.

As per claims 3,12,17, Amagai discloses the plurality of processors include at least three buffers for maintaining an incoming line rate (see Fig. 6 and column 8, line 66 - column 9, line 14, showing a shared memory space with separate memory addresses for each memory space).

Although the system disclosed by Amagai in view of Soejima shows substantial features of the claimed invention (discussed above), it fails to disclose separate buffers receiving input from a common multiplexer.

Art Unit: 2453

Nonetheless, these features are well known in the art and would have been an obvious modification of the system disclosed by Amagai in view of Soejima, as evidenced by Wong.

In an analogous art, Wong discloses a system enabling cell of a data to be transmitted one time over a high speed data bus to a switch system where it is then distributed to each of the destination for which it is intended (see Abstract). Wong further discloses three separate buffers receiving input from a common multiplexer (see column 3, line 63—column 4, line 1).

Given the teaching of Wong, a person having ordinary skill in the art would have readily recognized the desirability and advantages of modifying Amagai in view of Soejima by employing three buffers receiving input from a common multiplexer, such as disclosed by Wong, in order to process packets at a high speed and categorize the packet types for distribution to their destination.

 Claims 6,7,13,18,20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Amagai in view of Soejima as applied to claims 1,8,14 above, and further in view of Chandra et al. (US 7,185,153), herein referred to as Chandra.

As per claim 6, Amagai shows defining instructions for processing the data packet (see Fig. 7, where X.Y.Z. are lavered (stages) processing portions repeating operations for different packets).

Although the system disclosed by Amagai in view of Chandra shows substantial features of the claimed invention (discussed above), it fails to disclose enabling an arithmetic logic unit (ALU) associated with each processor to process the instructions.

Nonetheless, these features are well known in the art and would have been an obvious modification of the system disclosed by Amagai in view of Chandra, as evidenced by Chandra.

In an analogous art, Chandra discloses the processing of packets (see Fig. 4A), using an ALU to process the instructions (see column 7. lines 23-30).

Given the teaching of Chandra, a person having ordinary skill in the art would have readily recognized the desirability and advantages of modifying Amagai by employing an ALU, such as disclosed by Chandra, in order to process instructions from multiple threads.

Art Unit: 2453

As per claims 7,13,18, Chandra further disclose aligning the instructions by a least significant bit; and executing each of the instructions to a defined bit size (see column 2, lines 10-19).

As per claim 20, Chandra further disclose that the data packets have a variable packet size (see Chandra column 2, lines 20-29).

 Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Amagai in view of Soejima in view of Chandra as applied to claim 14 above, and further in view of Kejriwal et al. (US 6,704,794), herein referred to as Kejriwal.

Although the system disclosed by Amagai in view of Soejima in view of Chandra shows substantial features of the claimed invention (discussed above), it fails to disclose that each of the plurality of processors are configured to execute a two stage pipeline process.

Nonetheless, these features are well known in the art and would have been an obvious modification of the system disclosed by Amagai in view of Soejima in view of Chandra, as evidenced by Kejriwal.

In an analogous art, Kejriwal discloses a cell processing pipeline having a plurality of stages for cell reassembly, the cell having a header and a payload (see Abstract). Kejriwal further discloses a two stace pipeline process (see column 21. lines 49-64. describing a two stage pipeline process).

Given the teaching of Kejriwal, a person having ordinary skill in the art would have readily recognized the desirability and advantages of modifying Amagai in view of Soejima in view of Chandra by employing a two stage pipeline process, such as disclosed by Kejriwal in order to receive a packet state and write back data to store parsed packet header information into an appropriate location from where it may be directed to.

Response to Arguments

Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2453

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to PHILIP J. CHEA whose telephone number is (571)272-3951. The examiner can normally be reached on M-F 6:30-4:00 (1st Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ario Etienne can be reached on 571-272-4001. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Philip J Chea Examiner Art Unit 2453

/Philip J Chea/ Examiner, Art Unit 2453 10/20/08